

Hot Chips 2025

Taping Out Three Class Chips Per Semester in Intel 16 Technology

Lucy Revina, Ethan Gao, Ken Ho, Daniel Lovell, Kristofer Pister, Borivoje Nikolić
University of California, Berkeley


UC Berkeley

The Golden Age Paradox

"It's a new Golden Age for computer architecture.."

But where are the Golden Age architects? For a while, not many in college:

College
Enrollment
Interest



Computer
Science

Electrical
Engineering

2022 IEEE VLSI Symposium on Technology and Circuits


UC Berkeley

Raja Koduri, VLSI'22
(source: US Dept of Education)


Computer Architecture Revived in the Classroom

We've **reversed** the trend. **Agile chip design** with **Chipyard** is one reason. Students TO real Intel 16 silicon in 15 weeks - we present 3 case studies.

Digital Classes at UC Berkeley




*> 200 undergrads,
limited by lab capacity*




Only The Tip of the Class Chip Iceberg

COSMIC, MELLIS, and SC μ M-V24 are preceded by 6 class tapeouts 2021-2024.




Only The Tip of the Class Chip Iceberg

COSMIC, MELLIS, and SC μ M-V24 are preceded by 6 class tapeouts 2021-2024.




Allure of "the most intense, fun class of my career!"

Started with grad/undergrad students, the class is now **80-90% undergrad**. Majority are **from CS** - only **1/3** ever took an analog circuits class.




Allure of "the most intense, fun class of my career!"

Started with grad/undergrad students, the class is now 80-90% undergrad. Majority are from CS - only 1/3 ever took an analog circuits class.



How do we do it?


Two semesters.
A short lab sprint.
Open source HW.
Industry timeline
compressed.



The Not-So-Secret Framework Sauce

Chipyard: Agility through configurable generators.

Chisel: Scala-based HDL.



What is Chipyard?


SoC / SiP design tools
and software.

Curated IP library
of open-source RISC-V
SoC components.

End-to-end methodology
for agile architecture
exploration, design, PD,
and evaluation.

UC Berkeley


CHIPYARD



Curated Open Source RISC-V IP


Architecture and Generators

CHIPYARD




UC Berkeley

Standard SoC Architecture and Generators




Tiles and Cores

- Each Tile contains a RISC-V core and private caches
- Several varieties of cores: Rocket, BOOM, *your own RISC-V core..*



RoCC Accelerators

- **Tightly-coupled accelerator interface**
- Attach custom accelerators to Rocket / BOOM cores



RoCC Accelerators Flexible Interface


Examples:

- **Gemmini ML accelerator**
- Hwacha vector accelerator
- SHA3 accelerator
- *Your own*

<https://github.com/ucb-bar/gemmini>


H. Genc, et al., DAC 2021

UC Berkeley



MMIO Accelerators


- Controlled by MMIO-mapped registers
- Supports DMA to memory system
- Example: [NVDLA.org](https://nvidia.com/en-us/deep-learning-ai/ai-dl-accelerators/nvidia-dla/)



Coherent Interconnect IP


TileLink is an open-source chip scale interconnect standard

- Comparable to AXI/ACE
- Supports accelerators, peripherals, DMA, etc..
- Comes with interconnect IP generator library, adapters



Coherent Interconnect IP

Constellation generates a drop-in NoC replacement for TileLink crossbar buses




Memory Subsystem

Configurable open source TileLink L2 from SiFive

- Supports broadcast based coherence + incoherent systems

AXI-4 interface ports to external DRAM memory controller


- or LPDDR4X controller + PHY (WIP)



Peripherals, IO, Test Chip IP...

Basic essentials, all free and open source

- Interrupt controllers
- JTAG, debug module
- BootROM
- UART, GPIOs, SPI, I2C, PWM..
- Clock-management devices
- SerDes
- Scratchpads
- *UCIe (WIP)*




Hammer VLSI Makes the SoCs Manufacturable

Hammer is a modular VLSI flow & API enabling **reusability + tool abstraction**.

Works with **open source**:
SkyWater, OpenRoad..

Works with **commercial**:
Intel, TSMC, Cadence, Synopsys..

Works for our classes!




Customized TCL Script

The Tapeout Sprint

UC Berkeley

A Minimal-Prerequisite Infrastructure Crash Course


Class labs enable getting to a bare-bone SoC in **5 weeks**.





(+ additional analog labs exist)

From Lab 5 Starter SoC To Rapid Creativity


RISC-V Rocket core
Memory (L2\$..)
Peripherals (JTAG ..)
Ring PLL
Intel pad frame
A lot of empty ..




Starter Design



Additional cores
Design extensions




Tightly coupled
co-processors
MMIO accelerators
Mixed signal designs




Research validation
New ecosystem IP
IP improvements

The Making of an SoC for Smart Audio: COSMIC

Starter Design



The Making of an SoC for Smart Audio: COSMIC




The Making of an SoC for Smart Audio: COSMIC

**1D Convolution
Accelerator**

**SDF-FFT
Accelerator**

MMIO 128-point
radix-2 pipelined
implementation

UC Berkeley



The Making of an SoC for Smart Audio: COSMIC

DMA Engine

fully programmable
7 indep channels

Audio Interface

4x I²S stereo channels
with full DMA support
2x integrated 16-bit
 $\Sigma\Delta$ DACs for analog
audio output

UC Berkeley

Single Delay
Path FFT
Accelerator

Ring PLL

L2 Cache


IO Ring

4x Saturn RVV Cores

And More!

1D Convolution
Accelerator

32 KiB
Scratchpad




The Making of an SoC for Smart Audio: COSMIC

Result: COSMIC


RISC-V-based
SoC optimized for
energy efficient
audio DSP and ML
workloads

Intel 16nm FinFET
2mm x 2mm die


UC Berkeley




COSMIC's Close Sibling MELLIS for ML





Starter Design



COSMIC



MELLIS



Similarities:

- 128b TileLink NoC
- Intel Ring PLL
- Intel IO slice ring
- Bus hierarchy
- 4 × 64 KiB L2\$
- JTAG, QSPI boot..


One integration team, one flow = success % up

MELLIS Architecture All In On Edge ML

Result: tightly coupled & near memory ML acceleration

Enables fusing GCNs with CNNs, such as in satellite imagery classification.

UC Berkeley



See MELLIS predecessor [NeCTAr](#), HotChips 2024

What about AMS? RF?


Can **programmable hardware generation** and **schematic-driven analog design** coexist?

Beyond Digital Workloads: SC μ M-V Micromote SoC


IoT, microbots, agriculture, biomedical.. require a **wireless sensor node**.
On chip integration enables **10x*** reduction in size, weight, cost, power:
2.4GHz with no PCB, external passives, PLLs, or external Xtal ref.




DA14530 Dialog Semi



cm-scale



mm-scale



OSCIBear


SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

Agile Integration

Using Hammer flexibility to efficiently PnR using a hierarchy of digital Chip Tops including the Chipyard digital core as a hardened macro.


D. Lovell et al., WOVEN 2025

UC Berkeley



Chipyard
Digital Core

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip



256 kB
SRAM

Cryptography
Acceleration

RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators

See predecessor
SC μ M-V23 IEEE
CrystalFreeIoT
Workshop 2024

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

2.4 GHz BLE &
IEEE 802.15.4 Transceiver

Low Power
RF Design

256 kB
SRAM

Cryptography
Acceleration

RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators

See predecessor
SC μ M-V23 IEEE
CrystalFreeIoT
Workshop 2024

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

2.4 GHz BLE &
IEEE 802.15.4 Transceiver

Low Power
RF Design

Interface Multiple
Sensor Types


General-Purpose
Analog Front-End

μ V-Precision ADC

256 kB
SRAM

Cryptography
Acceleration


RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators



UC Berkeley

See predecessor
SC μ M-V23 IEEE
CrystalFreeIoT
Workshop 2024

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip



UC Berkeley

See predecessor
[SC \$\mu\$ M-V23](#) IEEE
CrystalFreeIoT
Workshop 2024

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

2.4 GHz BLE &
IEEE 802.15.4 Transceiver

Low Power
RF Design

Interface Multiple
Sensor Types

On Chip Crystal
Free Clock

General-Purpose
Analog Front-End

Clock Generation

μ V-Precision ADC

LDOs, Bandgap Voltage
Reference, and Current
Reference

DC-DC Converter

On Chip Power
Management


256 kB
SRAM

Cryptography
Acceleration

RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators

See predecessor
SC μ M-V23 IEEE
CrystalFreeIoT
Workshop 2024

UC Berkeley



SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

2.4 GHz BLE &
IEEE 802.15.4 Transceiver

Low Power
RF Design

90 GHz
FMCW Radar

256 kB
SRAM

Interface Multiple
Sensor Types

General-Purpose
Analog Front-End

Cryptography
Acceleration

On Chip Crystal
Free Clock

Clock Generation


RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators

μ V-Precision ADC

LDOs, Bandgap Voltage
Reference, and Current
Reference

DC-DC Converter

On Chip Power
Management



UC Berkeley

See predecessor
[SC \$\mu\$ M-V23](#) IEEE
CrystalFreeIoT
Workshop 2024

SC μ M-V24 The 4th Gen "Analog-Heavy" Class Chip

2.4 GHz BLE &
IEEE 802.15.4 Transceiver

Low Power
RF Design

90 GHz
FMCW Radar

256 kB
SRAM

Interface Multiple
Sensor Types

General-Purpose
Analog Front-End

Cryptography
Acceleration

On Chip Crystal
Free Clock

Clock Generation

μ V-Precision ADC

LDOs, Bandgap Voltage
Reference, and Current
Reference


DC-DC Converter

On Chip Power
Management

RISC-V 32b Core,
BLE & IEEE
802.15.4 modem,
AES/SHA-256/E
CC accelerators

See predecessor
[SC \$\mu\$ M-V23](#) IEEE
CrystalFreeIoT
Workshop 2024

UC Berkeley



Booting Up Post Fabrication

UC Berkeley




One Platform To ~~Rule~~ Bring Up Them All

We develop a suite of generalized tools for **benchmarks + full applications**.
Early TinyStories 260k Param LLaMa demo:

```
---- Sent utf8 encoded message: "5\n" ----  
running llamaLet me tell you a story about computer. It's a beautiful lemonade  
to repair them and run into the park. He sees a big cup and a loud noise. It  
was just a piece of chair. He sees a picture of a
```

IDE Baremetal-IDE


NeCTaR GIF, HotChips 2024
NeCTaR Peak: 1.28 tokens/sec



ShmooTester LIBBMARK

2-12x * Performance + Energy Efficiency in Physical vs. Rocket Core

“How can you make use of silicon post-paper?”



Inverted Pendulum PD Control



Convolution



Centroid Recognition






Click me!

Bora Vision,
Voice & AI

*For more benchmark + performance results see ESSERC 2025 talk.


Towards "One Cable Bring Up" For All Chipyard Chips

Now including hardware, we designed three generalizable platforms:
BoraLake (book-sized), **SophiaLake** (small), **DimaCove** (tiny - robotics).



On-Board Clock,
Power, FPGA..

"One Cable Bring Up" Realized



Class Chips in LLM Action

COSMIC

Peak: 85.5 tokens/sec

Average: 23.8 tokens/sec

Efficiency: 1.1 mJ/token

The Takeaways

UC Berkeley




Agile Methodology is Training *the Future*, Making Valuable Contributions *Today*

- Do not underestimate today's **open source silicon ecosystem**.
- **Chipyard** enables end-to-end silicon-proven **agile design + IP reuse**.
- Fast-paced, industry-relevant **TO classes** are reviving student interest.
 - Started in parallel a SKY130 fully student-run TO class*.
- Class chips - **COSMIC, MELLIS, SC μ M-V** - compete with SoA SoCs.

We are always interested in new collaborations!


Want to know more? Come chat with us!

Featuring break time guests:



Once upon a time, there was a little girl named Lily. She loved to play in the park with her friends. One day, she went for a walk. She saw a big box with a pink coat that was gone. She was very sad. Lily wanted to make a big smile on her face. She asked her son, "What are you doing?" Her son said, "I want to play with it too, but I cannot make sure. Lily picked it up and said, "I'm going to jump in the sun As they were walking to the park

Story Time Bot



Parrot Bot



Spider Ant Bot

The Faces Behind the "We"



Spring 2024 Tapeout Class & Friends

Acknowledgements

This project is the work of many in UC Berkeley's special topics chip tapeout and bring-up classes.

COSMIC co-authors: **Ethan Gao**, Jasmine Angle, Lucy Revina, Jacob Leigh, Wenda Zhang, Naichen Zhao, Tushar Goyal, Michael McCulloch, Jonathan Wang, John Lomax, Jessica Fan, Mihai Tudor, Rachel Lowe, Ted Kim, Kevin He, Nico Castaneda, Anto Kam, Rahul Kumar, Rohan Kumar, Felicity Aktan, Connor Dang, Shichen Qiao, Joshua Lin, Andy Chen, Minh Nguyen, Vedang Joshi, Bryan Ngo, Ella Schwarz, Ken Ho, Viansa Schmulbach, Nikhil Jha, Yufeng Chi, Jerry Zhao, Borivoje Nikolic.

SC μ M-V23 co-authors: **Daniel Lovell**, Titan Yuan, Yu-Chi Lin, Maithili Bapat, Rami Hijab, Julian Maravilla, Neeles Ramachandran, Elisa Krause, Nagesh Patle, Stephen Chung, Yun-Chieh Lee, Yuqi He, Awani Khodkumbhe, Matthew Tran, Jero Wang, Daniel Endraws, Qitong Jin, Kevin Lu, Shrey Aeron, Dang Le, Tarik Fawal, Rigoberto Gonzalez-Serrano, Borivoje Nikolic, Ali M. Niknejad, Kristofer S.J. Pister.

We thank Apple's New Silicon Initiative for supporting the tapeout class through guest lectures, design reviews, and funding for course staff; and Intel University Shuttle Program for donating the chip fabrication and packaging, and NSF CCRI ENS #2016662 and NSF POSE 2303735 Awards. We acknowledge Jared Zerbe, Ajith Amerasekera, Eric Smith and Ramesh Abhari from Apple, and Bryan Casper, Matt Rebsom, and Nancy Robinson from Intel for support, SLICE and BWRC students, staff, and member companies, and more.

Fun fact: MELLIS means honey!

UC Berkeley



Hot Chips 2025

Thank You

Q&A

Lucy Revina
srevi@berkeley.edu

UC Berkeley